

4

INTR - Accepted if $IF=1$
 ignored if $IF=0$

- $\overline{RD}$ (Read) $\begin{cases} 0: \text{Enabled} \\ 1: \text{Disabled} \end{cases}$

- $\overline{WR}$ (Write) $\begin{cases} 0: \text{Enabled} \\ 1: \text{Disabled} \end{cases}$


40 pin DIP

- $\overline{M}/\overline{IO}$ (Memory or I/O) $\begin{cases} 0: \text{I/O is selected} \\ 1: \text{Mem is " " } \end{cases}$

✓ 16 data lines
 ✓ 19 add. lines
 Multiplexed

- Ready $\begin{cases} 0: \text{Not ready} \\ 1: \text{Ready} \end{cases}$

- RESET: If this pin is kept high for 4 consecutive clock periods the 8086 gets reset.





$$t_c = \frac{1}{5 \times 10^6} \text{ sec}$$

$$\frac{1}{2 \times 5 \times 10^6} \text{ sec}$$

$\overline{BHE}$ (Bus High Enable)

0 (HMB Enabled)
 1 (" disabled)



Non-Maskable Interrupt
 Interrupts are accepted regardless of the IF

0 - Data
 1 - Address

Logic Level	Voltage	Current
0 (0 ~ 0.8V)	0.8 V maximum	±10 μA maximum
1 (2 ~ 5.0V)	2.0 V minimum	±10 μA maximum

1.5V ?

$\overline{M}/\overline{IO}$
1/0

Non-deterministic
High-impedance

μ -P 8086 (1MB)

$A_{19} \sim A_0$
...

19 a. 512KB
18 b. 256KB
c. 128KB

$A_{19} \sim A_8$

$D_{15} \sim D_0$

μ P
 $\mu A \leq \mu A$
 $\mu D = \mu D$

$\overline{RD}$
 $\overline{WR}$

$\overline{M}/\overline{IO}$ ✓
1


Inv.

Memory
DRAM I/O
ROM (No WE)

256k

16


$M = ?$
 μD lines



Write

$\overline{BHE}$	$\overline{BLE} / A_0$	Function
0	0	Both banks enabled for a 16-bit transfer
0	1	High bank enabled for an 8-bit transfer
1	0	Low bank enabled for an 8-bit transfer
1	1	No bank enabled

$A_0 = 0 \rightarrow$ Address even
 $A_1 = 1 \rightarrow$ Address odd $\rightarrow$ BLE disabled
 Control




- $\overline{BF}_3 \sim \overline{BE}_0$: Bus enable signals for 4 Mem. Banks.
- $\overline{BS}_{16}$: Bus select 16
- 0-bit app
- 32-bit app

W/R 0: Read
1: Write

Pipelining & Next Address

10MHz

20MHz clock



$D_0 \sim D_{31}$
386 DX ~ 4 Bytes

D_{31}
 $A_2 \sim A_{31} \sim 4GB$




FIGURE 10-33 The memory organization for the 80386DX and 80486 microprocessors.

*Internally
Decoded*

Handwritten table:

A_1	A_0	Bank Enable Signal
0	0	$\overline{BE}_0$
0	1	$\overline{BE}_1$
1	0	$\overline{BE}_2$
1	1	$\overline{BE}_3$

FIGURE 10-34 Bank write signals for the 80386DX and 80486 microprocessors.

